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INTRODUCTION
In this paper the design of the Programmable Digital
Modem (PDM) will be outlined. The PDM will be capable of
operating with numerous modulation techniques including:
2-, 4-, 8-, and 16-ary phase shift keying (PSK), minimum shift
keying (MSK), and 16-ary quadrature amplitude modulation
(QAM), with spectral occupancy from 1.2x to 2x the data
symbol rate. It will also be programmable for transmission
rates ranging from 2.34 to 300 Mbit/s, where the maximum
symbol rate is 75 Msymbol/s. Furthermore, these
parameters will be executable in independent burst,
dependent burst, or continuous mode. In dependent burst
mode the carrier and clock oscillator sources are common
from burst to burst.
To achieve as broad a set of requirements as these, it is
clear that the essential signal processing must be digital. In _i'_::"_ii::_iiii::::::addition, to avoid hardware changes when the operational
parameters are changed, a fixed interface to an analog
_.,:-,'.-_i:..'._?::__intermediate frequency (IF) is necessary for transmission.; /t_ i
and, common system level architectures are necessary for the _!
modulator and demodulator. Lastly, to minimize size and _:_
power as much of the design as possible will be 0
implemented with application specific integrated circuit
(ASIC) chips.
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MODULATOR ARCHITECTURE AND DESIGN Figure 1. D/A Aperture Effects
Baseband vs IF Digital-to-Analog Sample Conversion
Should the modulator output analog samples at
baseband or IF?. To answer this, the restrictions caused by
the digital-to-analog (D/A) conversion device will first be
examined. A D/A converter is inherently a sample-and-hold
device that imposes a lowpass sin(x)/(x) envelope on the
baseband output spectrum and its replicas. This effect is
shown in Figure la for the integer minimum Nyquist sample
rate of two samples/symbol (s/s) and square root 40-percent
raised cosine spectral shaping. To support most of the two-
dimensional modulation formats listed above, four complex
s/s or equivalently two in-phase and two quadrature
channel s/s are required. The gap between the main lobe
and the first replicated spectra allows a practical analog
reconstruction filter to be used, and the D/A stopband
notches provide inherent filtering as they occur in the center
of the replicated spectra.
To convert the digital baseband samples directly to an lF
output at a minimum number of s/s implies that their
spectra be shifted up in frequency. To avoid restricting the
upper data rate of operation, 3 s/s is the minimum that can
be used for IF sampling as shown in Figure lb. Because of
the spectral shift, the D/A converter would cause a
considerable amount of amplitude skew across the 1F
passband; and the first replicated image, centered just above
2Rs, is very close to the desired lobe, centered just below Rs.
So even at the minimum bandpass sample rate, it is very
difficult to filter out the replicated spectra. Hence, it's clear
that for a given speed capability in the digital hardware,
baseband samplingwill achieve higher data rate operation.
Thus, at such high speeds, the most effective way to process
the data is with a minimum integer number of samples per
symbol with parallel in-phase and quadrature (I and Q)
channels at baseband, and analog quadrature carrier mixing
for conversion to an IF.
To accommodate multirate operation, the sample rate
into the D/A converter will always be within the octave
range of 75-150 Msample/s, regardless of the data rate; and
the number of samples per symbol will always be a power of
two. In this manner, the sample clock replicated spectra of
Figure la can be removed over the entire symbol rate range
of operation with a single analog reconstruction filter.
Moreover, the highest symbol rate range is 37.5-75
Msymbol/s at two s/s. The next octave range down is then
18.75-37.5 Msymbol/s at four s/s, and so on.
The replication removal filter must pass as much of the
main lobe at the maximum symbol rate (R s = 75 Msymbol/s)
as possible, while rejecting the low end of the first replicated
lobe at a symbol rate an octave below the maximum (R s =
37.5 Msymbol/s). A good compromise, determined in
conjunction with the bit error rate (BER) simulations, is an
*'This work was funded under NASA Lewis contract NAS3-25715.
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elliptic lowpass filter with a 0.2 dB equiripple passband
extending from DC to 48 MHz, with a stopband beginning at
64 MHz of minimum attenuation greater than 30 dB. The
sample-and-hold effect of the D/A provides additional
filtering to suppress the sample clock replications below
40 dB. To avoid additional analog hardware, group delay
dispersion in the replication removal filter will be
compensated with digital processing.
A block diagram of the basic modulator architecture is
given in Figure 2. The modulator is divided into a digital
baseband processor with an analog quadrature carrier IF.
The primary function of the baseband processor is to
spectrally shape or filter the data in a bandwidth efficient
manner, and to convert it to a baseband quadrature format
prior to carrier modulation. The quadrature format supports
nearly any modulation format that can be represented in a
two-dimensional signal space, and the parallel I and Q
channels support higher rate operation. The analog portion
of the modulator then performs the function of translating
the I and Q data representation on to cosine and sine carriers,
respectively.
Transmit Spectral Shaping
To achieve the best BER performance possible, it would
be desirable to digitally implement and match the transmit
and receive filter spectra with a square root Nyquist
characteristic, assuming that the remaining filtering
functions in the transmission link are transparent. However,
in general, the transmit and receive data filters cannot be
matched and must be predistorted to account for replication
removal, IF, and anti-aliasing filters as well as transmission
link impairments.
Because of the strict magnitude and phase constraints
for Nyquist data filters, the most appropriate digital filter
implementation is the finite impulse response (FIR), which
inherently has linear phase. A greatly simplified equivalent
implementation is possible because the transmit symbols
have relatively few deterministic levels; i.e., BPSK, QPSK,
and MSK only require two input levels. The reduced
complexity implementation involves a memory table lookup.
A brief description is as follows. Input data symbols are
read into a shift register whose length is equal to the number
of symbols in the impulse response aperture to be
represented. To determine the transmit impulse response,
all of the link frequency responses are cascaded, and a
discrete Fourier transform (DFT) is employed to compute the
predistorted samples. A fast Fourier transform (FFT) is not
used because, in general, the sample sets are not a power of
N. The symbol patterns in the shift register change every
symbol time, so for each symbol pattern there is a unique set
of precomputed sample values that will be clocked out of the
memory. That is, within a given symbol pattern, there are N
unique samples per symbol. The memory size required is
determined from
where
M
M L • N (1)
= number of in-phase or quadrature symbol
amplitude levels required
L = length of the filtering aperture in symbol times
N = number of samples per symbol.
Hence, the memory size increases linearly with the number
of s/s, but geometrically versus impulse response aperture
length and the number of I or Q amplitude levels. For
example, a 16-PSK signal constellation will be represented
with eight I/Q levels (+4); whereas QPSK requires only two
I/Q levels. Several permutations of the maximum memory
sizes required are listed in Table 1 for 32 s/s. The common
achievable size for all of the modulation techniques is
indicated in parentheses, 131K bytes. Approximate carrier
spacings that may be supported are also listed.
The best combination of high density and speed
memory currently available is 65K x 4 with an access time of
8 ns, which when setup, hold, and skew times are included,
provides a small amount of timing margin for operation at
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Table 1. Maximum I or Q Channel Memory
Requirements at 32 Samples/Symbol
MODULA-
TION
TECHNIQUE
BPSK,MSK,
QPSl<
8-PSI(,
]6-QAM
16-PSK
Carrier
Spacing(Rs
Multiples)
NUMBER
OF
SIGNAL
LEVELS
2(±1)
4(:tX_Y)
8 (.tA,+D;
+B,_+C)
APERTURE LENGTH (SYMBOLS)
256
2k
16.4k
1.9
3 4 5 6 $ 12
512 1k 21< 8.2k (13110
8k 33k (131k) ZIM
(131k) 1.0M 8.4M
1.8 1.6 1.4 1.3 1.2
75 Msymbol/s (13.3 ns). For 8-bit resolution, four of these
chips are required in each of the l and Q channels, along
with the 12-symbol shift register. This is considerably
simpler than an equivalent 384-tap FIR filter implementation
with its incumbent set of digital multiplies and sums. The 8-
bit output resolution for the memory results in good spectral
quantization noise, which is >40 dB down over the range of
rates desired.
DEMODULATOR ARCHITECTURE AND DESIGN
IF vs Baseband Analog-to-Digital Sample Conversion
The issue of sampling directly at IF vs conversion to
baseband prior to sampling will now be analyzed separately
for the demodulator. With IF sampling, the IF center
frequency will scale with the data rate unless a noninteger
number of samples per symbol or more complex processing
is used. To handle a noninteger number of samples per
symbol, an interpolating filter is needed. In the
demodulator, the interpolating filter would basically
perform two functions. It converts asynchronous samples to
synchronous samples at two samples per symbol; such that
over each symbol interval, one of the samples occurs at the
data detection sample point, while the other is at the average
value of the zero crossings for symbol timing recovery.
However, an interpolating filter is hardware intensive and
speed restrictive. Furthermore, to operate at 75 Msymbol/s
suggests that the lowest IF center frequency be at least 75
MHz, or more suitably 140 MHz. A half-cycle of the carrier
sinusoid at this rate is about 3.5 ns. The narrowest sampling
aperture on currently available analog-to-digital (A/D)
converters is on the order of 1.5 to 2 ns. Hence, the width of
the sampling aperture is approximately one-half of the
slowest practical positive or negative carrier excursion. This
imposes a lowpass sin (x)/(x) envelope on the incoming
bandpass spectra, as was illustrated in Figure 1. For a 1.75-
ns aperture, the sin (x)/(x) envelope is about 1 dB down at
140 MHz, so sampling at IF would also cause a variable
amplitude skew across the passband for the higher
operational data rates. As a result of limitations due to the
A/D sampling aperture and interpolating filter realizations,
the receive bandpass signal will be down converted with
carriers in phase quadrature for subsequent sampling at
baseband.
The requirements for the anti-aliasing filter to limit the
incoming bandwidth prior to A/D conversion are very
comparable to those for the replication removal filter in the
modulator. For example, the bulk of the main spectral lobe
must be passed at the maximum symbol rate, which extends
from DC to 52.5 MHz for a 40-percent Nyquist channel, in
addition, the filter must restrict the incoming noise
bandwidth to half the minimum sample rate to avoid
aliasing at the higher data rates. For this and other reasons
which will be explained subsequently, the minimum sample
rate on the demodulator, 100 Msample/s is higher than that
on the modulator, 75 Msample/s. Previous simulations have
shown that 30 dB stopband attenuation is sufficient to have
negligible impact on BER, and that greater attenuation
merely makes it more difficult to compensate for the filter's
delay dispersion. Hence, for simplicity, the anti-aliasing
filter will be designed with identical parameters as the
modulator replication removal filter. This also allows for a
common IF hybrid or MMIC to be developed for use in both
the modulator and demodulator.
Demodulator Block Diagram
The basic demodulator structure is given in Figure 3.
Note the interdependence of the acquisition estimate
processor, the data detection, and the recovery loops. A
GaAs ASIC chip is currently being developed that will
contain two programmable MACs. It will be capable of
being reconfigured to operate in nine separate locations in
the demodulator. The ASIC multipliers will be 8 x 8 with a
16-bit barrel shifted output, and the accumulators will be
24 bits with 16-bit preloading. All of the required ASICs will
be capable of 150-Msample/s pipeline operation.
Receive Data Detection Filler
The most potentially hardware-intensive function in the
demodulator is the receive data detection filter. A memory-
based structure is not feasible because of the large number of
input quantization levels due to channel impairments and
noise. A minimum complexity FIR filter with a reduced or
decimated output sample rate is desired. This can be
achieved with a very high-speed multiplier-accumulator
(MAC), where each accumulator output sample corresponds
to a weighted average of a set of incoming samples, Since
the output of this filter will feed all of the remaining
processing stages necessary in the demodulator, it has been
dubbed the "pre-averager" data filter. Separate even and
odd MACs are required because the input sample sets that
the pre-averager must process are overlapping, as shown in
Figure 4 [1]. The even samples are used for data detection,
carrier recovery, and gain control; whereas the odd samples
provide symbol timing recovery. As indicated, the averages
are taken over N samples in one-symbol intervals. So, in
effect, the pre-averager impulse response extends over a one
symbol aperture. However, BER simulations with adjacent
channels on 1.4x the symbol rate spacings have shown that a
one-symbol aperture is not adequate, regardless of the
weighting function employed. What is necessary is a
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sharper rolloff filtering function that has a stopband in the
region above 0.7 R s (half the center-to-center carrier spacing)
to remove adjacent channel interference and noise.
Receive Data Filter Impulse Response Derivation
From an implementation point of view, the most
straightforward way to modify the poor adjacent channel
rejection (ACR) capability of the one-symbol aperture pre-
averager is to increase its aperture to two symbols, with 50
percent overlapping averaging intervals. Next, it would be
desirable to find a strictly time-limited two-symbol-long
impulse response, with a stopband above 0.7 Rs. Proceeding
to the sampled frequency domain, a very general Nyquist
filtering function may be defined to satisfy this condition for
two s/s as follows
H(0) = 1.0
H(1) = 0.5 (2)
H(2) =0.0
H(3) =0.5
where R s has been normalized to 2,
These four frequency domain samples at two s/s will
yield four time domain samples that extend over a two-
symbol aperture. Using the definition of the inverse DFT,
h(n) H(k) exp(j 2/in/N), 0g_ N < N-1
N k=0 (3a)
on the values in equation (2) yields a raised cosine pulse:
h(n) =_{1 + 0.5 {exp <_n/2)+ exp (j3_n/2)]} (3b)
=___1 + cos 6xn/2) exp (-jnn)] (3c)
_ 1[ l+cos_n/2) 12 2 ] (3d)
where the exponential phase term is dropped from the last
equality because the cosine term is zero for n-odd, and it has
no effect for n-even.
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Extensive BER simulations have shown the raised cosine
pulse (RCP) impulse response of equation (3d) to be
substantially more effective than truncated square root
Nyquist impulse responses in providing good adjacent
channel rejection, for a two-symbol aperture filter at any
number of samples per symbol. However, using the RCP
response implies that the bulk of the Nyquist channel
characteristic resides in the demodulator, so matched
filtering has been sacrificed for a simplified implementation
that is effective in rejecting adjacent channels. Simulations
have shown that this transmit/receive filter apportionment
causes a degradation on the order of 0.5 dB in BER.
The frequency responses for the raised cosine pulse at 2,
3, 4, and 32 s/s are depicted in Figures 5a, b, c, and d,
respectively. Observe that the ACR improves as the number
of s/s is increased. Fortunately, at two s/s the analog anti-
aliasing filter provides most of the needed ACR. Moreover,
it is necessary to include additional integer sample rates in
the demodulator between 2, 4, and 8 s/s, namely, 3 and 6 s/s
to provide sufficient ACR. The relationship between sample
and symbol rates as well as the number of s/s in the
modulator and demodulator are listed in Tables 2a and 2b,
respectively.
Table 2a. Modulator Rate Ranges
(Msymbol/s, Msample/s)
SYMBOLRATE SAMPLES/SYMBOL SAMPLE RATE
2.34375-4.6875 32 75-150
4.6875-9.375 16 75-150
9.375-18.75 8 75-150
18.75-37.5 4 75-150
37.5-75.0 2 75-150
Table 2b. Demodulator Rate Ranges
(Msymbol/s, Msample/s)
SYMBOLRATE SAMPLES/SYMBOL SAMPLE RATE
2.34375-4.6875 32 75-150
4.6875-6.25 24 112.5-150
6.25-9.375 16 100-150
9.375-12.5 12 112.5-150
12.5-18.75 8 100-150
18.75--25.0 6 112.5-150
25.0-37.5 4 100-150
37.5-50.0 3 112.5-150
50.0-75.0 2 100-150
To summarize, the pre-averager has several significant
properties: 1) it serves as a variable rate FIR receive data
filter of minimal complexity; 2) it reduces the processing rate
and complexity of subsequent circuitry to 1 s/s; 3) it reduces
the incoming noise bandwidth to approximately +Rs/2,
thereby improving the input signal-to-noise (S/N) ratio
established by the fixed analog anti-aliasing filter.
Data Detection
Data detection for the various modulation techniques is
achieved with a memory table lookup of the even samples
from the (I, Q) signal vector out of the pre-averagers. The
sampling is synchronous and the symbol timing recovery
loop will cause the even samples to automatically occur at
the optimum data detection time instant. As stated
previously, the largest memory size available at 75-MHz
signaling speeds is 64K x 4, which provides for an I and Q
input resolution of 8 bits.
Steady-State Recovery Loop Architecture
In 1977, a joint estimator-detector approach was
developed at COMSAT Laboratories to provide an optimum
way to recover carrier and clock for QPSK data transmission.
It was found that the resultant technique which was dubbed
Concurrent Carrier and Clock Synchronization (CCCS)
applies to many types of digital data modulation. In
particular, the CCCS technique is applicable to any
modulation format that can be represented in quadrature
carrier form: such as BPSK, QPSK .... M-ary PSK, QAM,
MSK, etc. Hence, this technique provides a basis for the
PDM demodulator structure. Details of the CCCS technique
are contained in References 2 and 3.
Some of the salient CCCS features which impact the
PDM architecture will now be discussed. The CCCS method
demonstrated that the optimum steady-state carrier phase
and clock timing estimators are phase-locked loops (PLLs),
which use post-detection feedback to remove data pattern
noise and generate error signals that drive the loops. Post-
detection data feedback is essentially noiseless because, even
at a relatively poor BER of 10 -2, only 1 of every 100 detected
data bits is incorrect. Hence, the loop S/N is merely reduced
by a factor of 0.98 (-0.09 dB). Apart from knowing the
transmitted data sequence, this is as well as a recovery loop
can do.
For more complex signaling formats such as 8-, 16-PSK,
and 16-QAM, where a quadrature carrier description of the
IF signal requires several amplitude levels to be represented,
the CCCS detected data feedback in the recovery loops must
be multilevel. Multilevel feedback gives the larger average
S/N samples proportionally more weight than the smaller
ones, thereby maintaining the optimality of the recovery
loop S/Ns. Moreover, the CCCS approach enables a
common carrier, clock, and gain control recovery loop
architecture to be used for any modulation format that can
be represented in quadrature carrier form.
The basic error signal mechanism and loop filter for
tracking in the CCCS architecture is illustrated in Figure 6.
Table 3 lists the feedback signals needed for automatic gain
control (AGC), carrier, and clock tracking. This common
structure can be reconfigured in a MAC format by
performing the multiplications sequentially and summing
their products. Although this doubles the maximum speed
requirement from 75 to 150 Msample/s, it is consistent with
the speed already necessary for the pre-averager.
The error signals that drive the tracking loops are each
processed by a loop filter to provide an output estimate.
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Previous experience has shown that the AGC and clock
loops need only be first order, whereas to track frequency
offsets, the carrier loop must be second order. Hence, MACs
will also be employed to satisfy the loop filter requirements.
The loop bandwidth parameters can then be programmed by
changing the multiplier gain constant. Moreover, the MAC
architecture can be applied at numerous locations in the
demodulator, including the acquisition circuitry.
Table 3. Tracking Loop Error Feedback Signals
I
Ft_CnoN _ _
^ ^
Amplitude Level _ Q AA
Carrier Phase ^ ^ ^Q -I 0
^ ^ A
Symbol Timing A I AQ x
A A
Notes: An, = A-Aref
Aix= IA(kTs)- 'I [(k- 1)Ts]
A6 I(k- )TsJ
The output of the first order AGC loop filter is the
estimate of the amplitude level error, A_; which is the control
signal for the AGC amplifier. The AGC amplifier gain, G, is
modeled as
G = Gn°m , AA > - Aref
1 + ^A/Are f (4)
^
where GnomiS the nominal gain when 5A = 0.
The output of the second order carrier loop filter is the
estimate of the phase of the incoming signal. It includes the
linear phase variations modulo 180 ° necessary to track
carrier frequency offsets. Since a fixed frequency local
oscillator (LO) is employed to down-convert the incoming
signal to baseband, a carrier beat frequency occurs in the
demodulated I and Q channels. A carrier phase rotator is
used to eliminate the beat after the pre-averager data filters,
prior to detection. If the generalized incoming QAM signal
is defined as
sit, A,0(t), "_]_, A {i(t,'0 cos [cot + 0(t)] + q(t,'0 sin [cot + 0dt)]} (5a)
where
A
¢.0
0(t)
i(t,x)
q(t,x)
't
= incoming signal amplitude
= incoming signal frequency
= incoming signal phase uncertainty
= filtered in-phase modulating waveform
= filtered quadrature modulating waveform
= modulating waveform timing uncertainty
and the quadrature LO outputs for down-conversions are
lot(t) = 2 cos (m t) (Sb)
loq(t) = 2 sin (¢,ot) (5c)
The resulting baseband I and Q components prior to phase
rotation are then
st(t) = A{i(t, x) cosB(t)] + q(t,'0 sin[0(t)]} (6a)
sq(t) = A{q(t,x) cosD(t)] - i(t, "0sinI0(t)]} (6b)
To decouple the I and Q modulating waveforms, the carrier
phase rotation is defined as
Sq(t) silO(t)] coCO(t)] Sq(t) (7a)
s'q(t) j [. q(t,_) cosgO(t)] - i(t, z) sin[Ae(t)] (7b)
where Ae(t) = O(t)- 0(t), and the output estimate from the
carrier loop filter is converted into two quadrature cosine
and sine terms. The phase rotation described in equations
(7) will also be implemented with MACs.
In the symbol timing tracking loop, the first order loop
filter is actually a numerically controlled oscillator (NCO);
which has an accumulator that holds the timing phase.
Hence, the error signal from the timing phase detector is
added with appropriate weighting to a constant that sets the
nominal sample clock frequency, NR s at the NCO input.
The symbol clock as well as all other clocks used in the
demodulator are then synchronously divided down from
NR s.
Burst-Mode Synchronization Techniques
To expedite lock and provide a high degree of fal_-and-
miss detection reliability in burst mode, a parallel acquisition
estimate path has been added to the tracking loop
architecture. The initial carrier and clock phase as well as the
amplitude level are estimated in this path and injected
directly into the recovery loop accumulators. This effectively
minimizes the loop lock-up transients. Since the accuracy of
the acquisition measurement is proportional to the length of
its observation interval, the burst false-and-miss detection
probabilities can be made arbitrarily small.
In computing the acquisition estimates, it is desirable to
uncouple them so they may be processed independently,
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thereby having fewer degrees of uncertainty. For
modulation techniques whose I and Q channels are not time
staggered (such as offset formats), independent parallel
processing of the estimates is possible with "01" modulation
in both channels [4],[5]. The analog baseband I and Q signals
defined in equations (6a and b) then may be described by
st(t) =1_- A sin[xRs(t + x)] Icos[0(t)] + sin[O(t)]} (8a)
s4t ) =_-A sin[nRs(t +x)] {cosFo(t)]- sin[0(t)]} (8b)
Equations (8a and b) can be reduced to
si(t ) = 2A sinr_Rs(t + x)] sin[_t) + K/a] (9a)
sq{t) = 2A sinEnRs(t + x)] cos[0(t) + n/4] (9b)
In the sampled domain, equations (9a and b) are rewritten as
12k A2A(-1)kc°s(Ox/2_sin(O +n/4) (10a)
a2A(-1) cos(,,n)cos(O+Fi/¢ ( Ob)
12k_ 1 A 2A(-1 )k sin(*,_/2) sin (0 +X/4_ (10C)
Q2k-1 a 2A (-1)1<sin(0_/2) cos(0 +it/4) (10d)
where the timing phase offset, 0,_ = 21tl_x, and the subscripts
2k and 2k-1 denote even and odd samples, of the kth symbol,
respectively.
Amplitude Level Acquisition Estimate
The most straightforward way to extract the amplitude
A from equations (10a through d) independent of the phase
and timing uncertainties is squaring, and then averaging to
improve the estimate SNR. To simplify the hardware
implementation and allow for sharing of common processing
elements, the averaging should be done as soon as possible
to lower the output sample rate. Because of the carrier
frequency offset, the even and odd pairs of samples must be
squared and combined in MACs on a symbol-by-symbol
basis and then averaged.
E2 A k_ 122k+Q2k) =4A2 c°s2(0'/2) (lla)
<,,,>
Equations (11a and b) can then be combined to give the
amplitude level estimate
: (12)
Equation 12 is most easily implemented as a memory table
lookup. It was found in the emulations that 10 bits of
resolution are needed for E2 and 07 because of the squaring.
An intermediate compression table lookup is necessary to
reduce the memory size in implementing equation (12) from
1 Mbyte to 64 kbytes.
Carrier Phase Acquisition Estimate
In reviewing equations (10a through d), it is apparent
that there are several ways to isolate the carrier phase offset.
For instance, the phase can be computed on a symbol-by-
symbol basis as the arctangent of linear, square, or absolute
value functions of l/Q, and then averaged; or I and Q can be
squared first, and then averaged and processed as the
arctangent of the sum of squares; or I and Q may be
premultiplied by the preamble to remove the modulation,
averaged, and the arctangent taken. All of these techniques
have relative advantages and disadvantages. For instance,
squaring the incoming samples increases the twofold
ambiguity with "01" preamble modulation to fourfold; which
either increases the complexity of the unique word detector
or requires additional acquisition processing to unravel.
Computing the arctangent on a symbol-by-symbol basis does
not allow the arctangent processing element to be shared
with the symbol timing loop. So the method chosen is the
latter of the three examples for the following reasons.
Premultiplication of the incoming samples by the known
preamble removes the data modulation without S/N
degradation. By next averaging the samples prior to the
nonlinear arctangent operation, the S/N is improved.
Finally, the largest pair of odd or even sample sums are
chosen for the arctangent, so the twofold phase ambiguity is
maintained. To make the odd vs even decision, the 02 and
E2 sums, which were previously calculated in the amplitude
level estimator are compared. Hence the resulting carrier
phase estimate is computed from the ratio of I over Q
samples as
_.= tan.l] :i:_XlI2k or I2k-ll t- _/4
t-t- EIQ2k or h-7 2k-4/ (13)
where
E22>k 02
<
2k-1
Equation (13) will be implemented as a 64-kbyte memory
table lookup.
To find the frequency offset, two such phase estimates
are computed over the first and second halves of the
preamble as 01 and 02, respectively. The frequency offset
can then be computed from the phase difference as
Ao) - A0 _ 02 - 01
AT P/2 (14)
where P is the total length of the preamble in symbol time
units. The end-of-preamble phase estimate is determined
from the measured phase and frequency difference as
0Eo[, =02 +A(o -AT (15)
Equations (14) and (15) will also be implemented as 64-kbyte
memory table lookups.
270
Symbol Timing Acquisition Estimate
Again, there are several ways to compute the initial
symbol timing error. It could be calculated from the
arctangent of the square root of the previously computed
values O2/E 2, but the squaring would cause a twofold
timing ambiguity which requires additional processing to
resolve. It can also be computed from the arctangent of the
largest pair of preamble premultiplied odd and even
samples, which also requires an 12 or Q2 largest decision.
The latter case turns out to be easier to implement since two
of the tracking loop MACs are idle during acquisition and
can be employed to calculate 12 and Q_; and in addition, the
arctangent operation can be time shared with that required
for carrier phase acquisition. So the symbol timing offset is
computed from the ratio of odd over even samples as
2 tan-1{±_12kj °r Q2k-ll
= I  12korQ2kl (16)
where
Equation (16) will share the same 64-kbyte memory table as
the carrier phase in equation (13). The slight differences in
the expressions will be compensated for in the end of
preamble phase computation from equations (14) and (15).
CONCLUSIONS
Operation of digital signal processing (DSP) circuitry at
sample rates as high as 150 MHz appears feasible. The two
most speed-critical areas are memories and multiplier-
accumulators. Currently available high-density static RAMs
can only operate up to approximately 80 MHz and must be
ping-ponged to achieve the desired rate. The workhorse of
the processing is clearly the multiplier-accumulator. To
achieve 150-MHz operation with sufficient margin and
power efficiency, GaAs is the most appropriate technology;
potential GaAs vendors have recommended a standard-cell
rather than a gate-array approach for this application.
Subsequent hardware emulations have verified the
fundamental design approach presented in this paper, as
well as the bit resolutions and aperture lengths used. The
results will be submitted in a forthcoming publication.
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